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Abstract: Submodule (SM) capacitors are key elements in the modular multilevel converter (MMC),
the design of which influences the entire system performance. In practical cases, SM capacitor sizing
must consider the abnormal system operation (e.g., grid faults). In order to find a clear design
boundary for SM capacitors, a practical capacitor sizing method is presented for the first time in
this paper, considering the grid-fault-ride-through operation of the MMC, impact of MMC control
system, and aging mechanism of capacitors. The SM capacitor rated voltage, capacitance, ESR,
thermal resistance, and lifetime can be decided to ensure reliable operations of the MMC during grid
faults. The effectiveness of the proposed method has been verified through experimental tests on
a down-scale MMC system.
Keywords: modular multilevel converter (MMC); submodule capacitor design; grid faults; transient
state; reliability
1. Introduction
Several commercial modular multilevel converter (MMC) projects have been deployed in the
past few decades [1–3]. Compared with the traditional line-commutated converter (LCC), the MMC
has many competitive advantages, e.g., low switching frequency, high conversion efficiency, strong
scalability and reduced harmonic distortion [4–9]. As a key part in the MMC, the SM capacitors
must achieve high reliability in industrial projects, due to their high-voltage and high-power
operating environment. Moreover, according to the national grid code shown in [10], the ability
of grid-fault-ride-through is required for grid-tied MMCs. Especially in countries such as Germany
and Canada, the converters must stay connected to the grid when a 100% voltage dip [11,12] appears.
These unexpected grid fault operation will bring extra voltage stress on SM devices (IGBTs and
capacitors), which is one of the critical reasons leading to system-level failure [13–16]. To avoid this
problem, the SM capacitor is normally over-designed in practical cases, causing the rise of size and
cost of the overall system. Thus, an optimized SM capacitor sizing method considering grid fault
conditions is necessary for the practical MMC design.
Some efforts have been devoted to the SM capacitor sizing to ensure the steady-state operation
of MMCs [17–20]. For instance, an SM capacitor sizing method is given in [17], based on the energy
storage requirement of each SM. Dimensioning of SM capacitors considering energy fluctuation, ripple
voltage is given in [18]. The minimum size for the SM capacitors to keep their voltage fluctuation
is given in [19]. A computational design procedure in the aspects of maximum SM voltage, SM ripple
voltage, and current stress is given in [20], considering the impact of the modulation index and the
instantaneous power output. However, these methods assume that the system operates in steady-state
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with normal grid conditions, which cannot be used to predict the SM voltage during grid faults.
To solve this problem, the control method of the MMC under unbalanced grid conditions is discussed
in [21] and the literature [22] gives the mathematical model of the SM voltage, considering the positive-
and negative-sequence of grid voltages and the MMC arm currents.
The above solutions can be used for SM capacitor sizing when the system operates in steady-state.
However, the SM voltage is also affected by other factors, such as control strategies, modulation
methods, circuit configurations, etc. For instance, the impact of the circulating current suppresion
control (CCSC) on SM capacitor voltage ripples under different unbalanced AC grid conditions
is discussed in [23]. With a second-order circulating current control [24], the SM voltage ripple can be
reduced, i.e., a lower SM capacitance is required. An improved DC-loop regulator is proposed in [25]
to suppress the capacitor voltage fluctuations. Considering unbalanced grid conditions, the DC-link
voltage ripple is regulated through an arm voltage feed-forward control [26]. The interaction between
the MMC modulation methods and the SM voltage stress is discussed in [27]. By applying a power
decoupling circuit to each SM, the voltage ripple can be suppressed [28]. Hence, the sizing of SM
capacitor should take the system control schemes into consideration.
In addition, the SM capacitor sizing should also consider the transient state of the MMC during
grid faults, which may induce catastrophic damage to the SM. To study the transient behavior of MMC
system, a few literature works have been conducted [16,29,30]. A time-domain transient SM voltage
analysis is shown in [16]. By taking the grid current control into account, the transient SM voltage
response during grid faults is discussed in [29]. In Ref. [30], the transient response of CCSC and its
impact on SM voltage are analyzed.
Considering the impact factors above, the aim of this paper is ensure the reliability of SM
capacitors when the system operates both in normal and grid fault states. Thus, a practical SM capacitor
sizing method is proposed in this paper. Accordingly, the SM capacitor rated voltage and capacitance
are chosen based on the grid fault operation principle of the MMC, including the transient voltage
stress on SM. Moreover, the ESR, thermal resistance, and rated lifetime of the SM capacitor is chosen
considering the aspect of reliability requirement. The rest of this paper is structured as follows:
Section 2 discusses the operation principles and control schemes of the MMC system. The transient
state SM voltage is analyzed in Section 3, where an analytical model is proposed. Design considerations
of the MMC system are provided in Section 4, while the SM capacitor selection procedure is given
in Section 5. A detailed design example of a down-scale MMC system is given in Section 6, where
experimental tests are performed to validate the proposed method. Finally, concluding remarks are
presented.
2. Steady-State Analysis of SM Capacitor Voltage
A three-phase MMC topology is shown in Figure 1. Each arm of the MMC contains N identical
half-bridge SMs and one series-connected arm inductor La. The SM is formed by two IGBTs and a
parallel SM capacitor Csm. The SM voltage vsm is defined as the voltage across each SM capacitor, while
the DC-bus voltage is considered as a constant denoted by Vdc.The AC output of the MMC is connected
to the grid through a three-phase ∆/Y transformer. Thus, there will not be any zero-sequence currents
on the converter side during grid fault conditions.
To simplify the analysis, it is assumed that the voltage across each SM is well-balanced. Thus,
an equivalent circuit can be derived for each phase-leg of the MMC, as shown in Figure 2. All the
SMs in each arm are combined into a single equivalent capacitor being Ceq = Csm/N. The equivalent
capacitors hold the total voltage stress of the upper arm vuj and lower arm vlj, where j indicates
the phase (j = a, b, c). The switching devices of each SM are replaced by a pair of equivalent
controlled-sources. The grid phase voltage and output current of each phase are represented by
vj and ij. The circulating current is denoted as icj. The insertion index of the upper and lower arms
is represented by nuj and nlj, while the arm current is defined as iuj and ilj. Due to the symmetrical
characteristic of the MMC system, only the expression of upper arm is given.
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Figure 1. Schematic of a three-phase modular multilevel converter.
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Figure 2. Equivalent circuit of each phase-leg of the MMC.
In steady-state, the grid voltage and current of each phase can be expressed as
vj = V̂j cos (ω1t) (1)
ij = Îj cos
(
ω1t− φj
)
(2)
where ω1 is the fundamental line frequency, φj is the power factor angle, and V̂j and Îj are the peak
value of grid voltage and current.
The total energy variation of the upper arm is analyzed in [17] with
euj =
CsmV2dc
2N
+
Vdc Îj
16ω1
[4 sin(ω1t− φj)−m sin(2ω1t− φj)− 2m2 sin(ω1t) cos(φj)] (3)
where m is the modulation index, given by m = 2V̂j/Vdc .
Meanwhile, the energy storage in the upper arm can be represented as
euj =
1
2
Ceqv2uj =
1
2
NCsmv2sm (4)
Combining Equations (3) and (4), the voltage stress of an SM capacitor in the upper arm can be
given as
vsmj =
√
V2dc
N2
+
Vdc Îj
8NCsmω1
F (5)
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where
F = 4 sin(ω1t− φj)−m sin(2ω1t− φj)− 2m2 sin(ω1t) cos(φj) (6)
To study the steady-state SM voltage ripple, the waveform of F function under different operating
point is shown in Figure 3. Hence, the operating voltage boundary of SM capacitors in steady-state
can be obtained as
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Figure 3. Waveforms of the F function with (a) φ = 0, m = 0.6, 0.8, 1 and (b) m = 1, φ = 0, π/4, π/2.
Vssmax =
√
V2dc
N2
+
Vdc Îj
8NCsmω1
Fmax (7)
Vssmin =
√
V2dc
N2
+
Vdc Îj
8NCsmω1
Fmin (8)
where Fmax and Fmin are the maximum and minimum value of the F function.
3. Transient SM Capacitor Voltage during Grid Faults
3.1. System Dynamics and Control Schemes
Based on Figure 2, the dynamics of an MMC can be described as
La
dicj
dt
=
Vdc
2
− vcj (9)
La
2
dij
dt
= vsj - vj (10)
Ceq
dvuj
dt
= nujiuj (11)
iuj = icj +
1
2
ij (12)
where vcj is the voltage driving the circulating current through each phase-leg, and vsj is the differential
voltage controlling the current injected into the grid. Accordingly, vcj and vsj are given as
vcj =
nujvuj + nl jvl j
2
(13)
vsj =
- nujvuj + nl jvl j
2
(14)
By applying the Park transformation on Formula (10), the output current dynamic can be described
in the dq-frame as
La
2
d
dt
[
id+
iq+
]
=
[
vsd+
vsq+
]
−
[
vd+
vq+
]
+
La
2
[
0 ω1
−ω1 0
] [
id+
iq+
]
(15)
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La
2
d
dt
[
id−
iq−
]
=
[
vsd−
vsq−
]
−
[
vd−
vq−
]
+
La
2
[
0 −ω1
ω1 0
] [
id−
iq−
]
(16)
where vsd+, vsq+, vsd−, and vsq− are the positive- and negative-sequence components of vsj in
the dq-frame.
According to Equations (15) and (16), a typical output control loop can be constructed for the MMC
as shown in Figure 4. A positive-sequence control and a negative-sequence control using PI regulators
are adopted, where Kop and Ki are the gains. The positive- and negative-sequence components of
the grid voltage can be extracted with methods in [31] and used as the input of a grid current reference
generator, which is applied to provide the active and reactive current references (i∗d+, i
∗
q+, i∗d−, i
∗
q−) for
the controller.
According to Equation (14), a circulating current suppression control (CCSC) of the MMC can be
designed as shown in Figure 5 [14]. A PR controller is applied to eliminate the dominant double-line
frequency ripple in the circulating current, where Kcp and Kr represent its gains. The DC reference of
the circulating current control will be given by a circulating current reference generator.
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Figure 4. Positive- and negative-sequence current control of the MMC.
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Figure 5. The circulating current control of the MMC.
3.2. Grid Fault SM Voltage Estimation
Based on the dynamics of the SM voltage shown in Equation (11), the SM voltage stress of each
phase-leg is governed by the arm currents (iuj and ilj) and its insertion indexes (nuj and nlj). According
to Equation (12), the arm currents are composed of the circulating current and phase output current.
As shown in Figure 4, the state functions of the positive current sequence can be represented as
Ẋ = AX + BU (17)
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where
Ẋ =
[
i̇d+ i̇q+ α̇d+ α̇q+
]T
A =

− 2KopLa ω1 Ki 0
−ω1 −
2Kop
La 0 Ki
−1 0 0 0
0 −1 0 0

X =
[
id+ iq+ αd+ αq+
]T
B =

Kop 0 −1 0
0 Kop 0 −1
1 0 0 0
0 1 0 0

U =
[
i∗d+ i
∗
q+ vd+ vq+
]T
in which αd+ = i∗d+ − id and αq+ = i
∗
q+ − iq.
According to Formula (17), the transfer functions of the positive-sequence current can be written
as X(s) = CU with matrix C = (sI−A)−1B. Based on this method, the transfer functions of output
current control can be represented as
id+(s) = H1(s)i∗d+ + H2(s)i
∗
q+ − H3(s)vd+ − H4(s)vq+
iq+(s) = −H2(s)i∗d+ + H1(s)i
∗
q+ + H4(s)vd+ − H3(s)vq+
id−(s) = H1(s)i∗d− − H2(s)i
∗
q− − H3(s)vd− + H4(s)vq−
iq−(s) = H2(s)i∗d− + H1(s)i
∗
q− − H4(s)vd− − H3(s)vq−
(18)
in which H1(s), H2(s), H3(s), H4(s) are given in Formula. (19), respectively:
H1(s) =
KopL2as3 + (2K2opLa + KiL2a)s2 + (KopKiL2a + 2KopKiLa)s + K2i L
2
a
L2as4 + 4KopLas3 + (4K2op + L2aω21 + 2KiL
2
a)s2 + 4KopKiLas + K2i L
2
a
H2(s) =
Kopω1L2as2 + Kiω1L2as
L2as4 + 4KopLas3 + (4K2op + L2aω21 + 2KiL
2
a)s2 + 4KopKiLas + K2i L
2
a
H3(s) =
L2as3 + 2KopLas2 + KiL2as
L2as4 + 4KopLas3 + (4K2op + L2aω21 + 2KiL
2
a)s2 + 4KopKiLas + K2i L
2
a
H4(s) =
L2aω1s2
L2as4 + 4KopLas3 + (4K2op + L2aω21 + 2KiL
2
a)s2 + 4KopKiLas + K2i L
2
a
(19)
Meanwhile, the dynamic response of the circulating current can be derived according to Figure 5:
icj(s) =
Kcps2 + Krs + 4Kcpω21
Las3 + Kcps2 + (Kr + 4Laω21)s + 4Kcp
i∗cj (20)
vcj(s) =
KcpLas3 + KrLas2 + 4KcpLaω21s
Las3 + Kcps2 + (Kr + 4Laω21)s + 4Kcp
i∗cj (21)
To describe the system dynamics during grid faults, Table 1 indicates the operation point of
the MMC system during normal state and grid fault conditions. By applying the reverse Laplace
transformation on Equation (18), the time-domain transient response of the system in the dq-frame can
be obtained as
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Table 1. Quiescent operation point of the MMC.
Normal Operation Point Grid Fault Operation Point
vd+_normal = Vd+ vd+_ f ault = V′d+
vq+_normal = 0 vq+_ f ault = V′q+
vd−_normal = 0 vd−_ f ault = V′d−
vq−_normal = 0 vq−_ f ault = V′q−
i∗d+_normal = Id+ i
∗
d+_ f ault = I
′
d+
i∗q+_normal = 0 i
∗
q+_ f ault = I
′
q+
i∗d−_normal = 0 i
∗
d−_ f ault = I
′
d−
i∗q−_normal = 0 i
∗
q−_ f ault = I
′
q−
i∗cj_normal = Icj i
∗
cj_ f ault = I
′
cj

id+_tran(t) = Id+ + L−1[id+(s)]
iq+_tran(t) = L−1[iq+(s)]
id−_tran(t) = L−1[id−(s)]
iq−_tran(t) = L−1[iq−(s)]
icj_tran(t) = L−1[icj(s)]
vcj_tran(t) = L−1[vcj(s)]
(22)
where the input of the system can be regarded as a series of step signals in the s-domain
i∗d+(s) =
I′d+ − Id+
s
i∗q+(s) =
I′q+
s
i∗d−(s) =
I′d−
s
i∗q−(s) =
I′q−
s
vd+(s) =
V′d+ −Vd+
s
vq+(s) =
−V′q+
s
vd−(s) =
−V′d−
s
vq−(s) =
−V′q−
s
i∗cj(s) =
I′cj − Icj
s
(23)
According to [32], the dynamics of the output current can be calculated as
ij_tran(t) = id+_tran cos(ω1t− ϕj) + iq+_tran sin(ω1t− ϕj)
+ id−_tran cos(ω1t + ϕj) + iq−_tran sin(ω1t + ϕj)
(24)
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By applying the direct modulation [33], the insertion indexes of the upper and lower arms can be
calculated as
nuj_tran =
vcj_tran − vj_ f ault
Vdc
(25)
nl j_tran =
vcj_tran + vj_ f ault
Vdc
(26)
According to Equation (11), the dynamic response of the total SM voltage can be obtained as
vuj_tran = vuj(t0) +
1
Ceq
∫
(icj_tran +
1
2
ij_trans)nuj_tran (27)
vl j_tran = vl j(t0) +
1
Ceq
∫
(icj_tran −
1
2
ij_trans)nl j_tran (28)
where t0 is the initial time of the grid fault. As the voltage across each SM in the same arm is assumed
to be balanced, the voltage stress on each SM can be given as
vsmuj_tran(t) =
vuj_tran(t)
N
(29)
Thus, the maximum SM voltage stresses during the grid fault transient can be predicted as
Vtmax = max[vsmuj_tran(t), vsmlj_tran(t)] (30)
4. Design Consideration of SM Capacitors
4.1. Energy Storage Requirement
According to [17], the energy stored in each arm of the MMC must be larger than the required
energy by the grid. In steady-state, the required inserted voltage for the upper arm can be expressed as
vuj_req =
Vdc
2
− vj (31)
By substituting Equation (31) into (5), the energy requirement of SM capacitor can be given as
euj ≥
1
2N
Csm(
Vdc
2
− vj)2 (32)
By taking Equation (3) into (32), the required SM capacitance for each phase-leg can be obtained
as
Csm_enj ≥ max{
2NVdc Îj
16ω1[(
Vdc
2 − vj)
2
−V2dc]
F} (33)
4.2. SM Ripple Voltage Requirement
To ensure the stability and efficiency of the MMC, the SM voltage ripple must be kept in a safe
range during steady-state operation. Defining the allowable peak-to-peak voltage ripple as Vrip,
the following condition should be satisfied:
Vssmax −Vssmin ≤ Vrip (34)
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Solving Equation (34) yields the minimum capacitance requirement as
Csm_ripj ≥
Vdc Îj(Fmax − Fmin)
8Nω1V2rip
(35)
4.3. Transient SM Voltage Constraint
For industrial MMC projects, a series of protection strategies are embedded in the control system
to avoid switching devices (e.g., IGBTs) getting over-stressed. Once the operating SM voltage reaches
a preset threshold Vth, the SM will be bypassed by the control blocks [34]. If a large amount of SMs get
over-charged at the same time, a system-level shutdown may be triggered. Thus, the transient SM
voltage Vtmax must be constrained under the threshold Vth, which can be written as Vtmax < Vth.
By substituting Equations (27) and (28) into the equation, it can be obtained as
Csm_tj ≥
max[
∫
(icj_tran + 12 ij_trans)nuj_tran]
Vth −max[
vuj(t0)
N ]
(36)
Csm_tj ≥
max[
∫
(icj_tran − 12 ij_trans)nl j_tran]
Vth −max[
vl j(t0)
N ]
(37)
It should be noted that the maximum transient SM voltage for upper and lower arms can be
different during grid faults. The selected SM capacitance should fulfill the Equations (49) and (50) in
the meantime.
4.4. ESR, Thermal Resistance, and Lifetime Assessment
To ensure a long-term reliable operations of the MMC, the thermal stresses of SM capacitors must
be evaluated. According to [35], a simple lifetime model of SM capacitors can be given as
Lli f e = L0 × (
Vdc
NVrated
)
−δ
× 2
T0−Th
10 (38)
where L0 is the lifetime of the capacitor under rated voltage Vrated and testing temperature T0;
the exponent δ is normally selected from 7 to 9.4 for metallized polypropylene film (MPPF) capacitor;
Th is the operating hot-spot temperature of the capacitors.
In order to study the thermal behavior of the SM capacitors, a lumped thermal model of film
capacitors are given in Figure 6 [36], where the steady-state hot-spot temperature of capacitors can be
expressed as
Th = RthPloss + Ta (39)
The thermal resistance of the capacitor Rth relates to the material of the capacitor. Ta is the ambient
temperature, Ploss is the power losses of the SM capacitor.
By neglecting the harmonics on the circulating current, the SM capacitor charging current can be
decomposed by a fundamental line frequency component and a double-line frequency component,
which can be expressed as [37]
ismj = βω1 Îs + βω2 Îs (40)
βω1 =
1
8
[2 cos(ω1t− ϕj)−m2 cos(ω1t) cos(ϕj)] (41)
βω2 = −
m
8
[cos(2ω1t− ϕj)] (42)
With different modulation index and phase angle, the RMS value of βω1 is shown in Figure 7, while
the RMS value of βω2 equals m/(8
√
2). Thus, the power losses for SM capacitors can be calculated as
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Figure 6. A lumped thermal model of SM capacitors.
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Figure 7. The RMS value of βω1 at different operating points.
Ploss = (Resr_ω1 × β2ω1_rms + Resr_ω2 × β2ω2_rms) Î2s (43)
where Resr_ω1 is the equivalent-series-resistance (ESR) of the SM capacitor under fundamental line
frequency, Resr_ω2 is the ESR under double line frequency.
5. SM Capacitor Selection
5.1. SM Capacitance Selection
According to Equations (33), and (35)–(37), the design boundary of the SM capacitance can be
obtained. Considering the capacitance losses caused by aging of capacitors [38], an extra design margin
must be guaranteed. Thus, the SM capacitance can be chosen as
sCsm = η ×max(Csm_enj, Csm_ripj, Csm_tj) (44)
where η is the redundancy factor of SM capacitance selection. Normally, η is chosen from 1.2 to 2.
5.2. Rated Voltage Selection
According to characteristics of film capacitors [39], the peak value of the operating voltage must
not exceed their rated DC voltage. Thus, the rated voltage of the SM capacitor can be chosen as
Vrated ≥ max(Vss max, Vt max) (45)
where the maximum voltage stress on SM capacitors can be calculated according to Equations (10) and
(38)–(42).
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5.3. Design Flowchart
Based on the analysis above, a design procedure flowchart is shown in Figure 8. First, some
basic parameters are required, which includes the DC-link voltage (Vdc), number of SMs in each arm
(N), arm inductance (La), AC-side fundamental angular frequency (ω1), gain of the MMC control
loops (Kop, Kcp, Ki, and Kr ) allowable peak-to-peak SM voltage ripple (Vrip), maximum SM voltage
threshold (Vth), expected SM capacitor lifetime (Lexp), and system operating points in normal and grid
fault conditions. Then, the minimum SM capacitance that satisfies the energy storage, voltage ripple,
and transient SM voltage requirements can be calculated using the Equations (33) and (35)–(37).
After that, the SM capacitance Csm can be decided by adding a proper redundancy to the highest value
among Csm_enj, Csm_ripj, Csm_tj. Based on the selected capacitance, the rated voltage of SM capacitor
Vrated can be obtained using Formula (45). Since the capacitance and rated voltage have been decided,
a certain type of capacitor product can be selected in the market. In the end, the lifetime of the selected
capacitor product needs to be checked using Equations (38) and (43). It should be noted that the MMC
system may encounter different fault conditions. Thus, this design process may be conducted multiple
times based on different grid fault operating points. Through comparison, the maximum calculation
value of Csm and Vrated can be chosen as the final result.
System 
parameters 
Vdc, N, ω1, La, 
Kop, Kcp, Ki, Kr 
Parameters required 
Normal and fault 
operating points
Design 
requirement
, ,, , ,, d q dd d cj VV I I V V+ ++ + −  
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SM capacitor sizing considering grid fault operation
Calculate Csm_enj 
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Energy storage 
requirement
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Voltage ripple 
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Calculate Csm_tj 
based on (36), (37)
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Csmj = ƞ× max[Csm_enj, 
Csm_ripj, Csm_tj] 
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Rth, ESR  
Calculate Vrated 
based on (45)
Select the rated 
voltage of capacitor
No
Yes
Figure 8. Design flowchart of SM capacitors.
6. Case Study
6.1. Design Example
To verify the correctness of the proposed method, a down-scale three-phase MMC design case
is given. Key system parameters and design requirement were as shown in Table 2. The maximum
SM voltage ripple Vrip should be limited within 10% of the SM DC-bias, while the allowable SM
voltage Vth is selected 25% higher than the SM DC-bias. Two common grid fault conditions are
selected for SM capacitor sizing: single-line-to-ground fault and three-phase short-circuit fault. Both
positive- and negative-sequence currents will be injected into the grid when the grid fault is detected.
The reactive current injection strategy follows the German grid code, as shown in [40]. Thus, the MMC
operating points during the normal state and grid fault conditions are shown in Table 3.
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By putting the design parameters above into Formulas (33) and (35), the SM capacitance demand
for energy storage requirement and ripple voltage requirement can be calculated as: Csm_enj = 250.8µF,
Csm_ripj = 857.7µF. According to Equations (38)–(39), the relationship between SM capacitance Csm
and the maximum transient SM voltage stress Vtmax can be calculated and shown in Figure 9. To keep
the SM voltage in a safety range during both grid fault conditions, Csm_tj is selected as 1.14 mF. With a
20% extra design margin (η = 1.2), the final SM capacitor is chosen as 1.36 mF, formed by two
680 µF capacitors connecting in parallel. By setting the rated voltage of the SM capacitor at 100 V,
the information of the selected product is given in Table 4. By taking the ESR value into Formula (43),
the power losses of the SM capacitor is around 0.1 W, which is relatively small. Thus, the hot-spot
temperature of the SM capacitor is considered as equal to the ambient temperature in this case study.
Assuming the operating ambient temperature is 60 ◦C, the SM capacitor lifetime can be estimated
using Equation (51) as 2.7× 105 h.
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Figure 9. The maximum SM voltage under different grid faults: (a) single-line-to-ground condition
and (b) three-phase short-circuit condition.
Table 2. System parameters and design requirement.
System Parameters
SM number in each arm (N) 3
Arm Inductance (La) 5 mH
Grid frequency 50 Hz
Switching frequency 8 kHz
DC-bus voltage 120 V
Kop 10
Ki 60
Kcp 5
Kr 35
Design Requirement
Peak-to-peak SM voltage ripple (Vrip) 4 V
Maximum SM voltage threshold (Vth) 50 V
Capacitance redundancy factor (η) 1.2
Appl. Sci. 2020, 10, 3550 13 of 17
Table 3. Possible operation points of the MMC.
Normal Operation Point
Grid voltage Vd+ = 50 V
Grid current injection Id+ = 5 A ; Iq+ = 0
Circulating current reference Icj = 0.417 A
Single-Line-to-Ground Condition
Grid voltage V′d+ = 33.5 V
V′d− = 16.5 V
Grid current injection I′d+ = 1.67 A
I′q+ = 2.875 A
I′d− = 0 ; I
′
q− = −3.5 A
Three-Phase Short-Circuit Condition
Grid voltage V′d+ = 0 ; V
′
d− = 0
Grid current injection I′d+ = 0 ; I
′
q+ = 4.5 A
I′d− = 0 ; I
′
q− = 0
Table 4. Key parameters of the selected capacitor product.
Part Number UBY2A681MHL
Capacitance 680 µF
ESR 28 mΩ at 50 Hz; 14 mΩ at 100 Hz
Thermal resistance 1.5 ◦C/W
Reference lifetime 3000 h at 125 ◦C, 20–5 0V
6.2. Experimental Verification
By using the selected components given in Table 4, an experiment platform has been assembled,
the structure of which is shown in Figure 10. The platform is formed with three phase-legs. The DC-side
voltage of the MMC is provided by a constant DC source. A dSPACE system is used as the controller
of the MMC, while an auxiliary DC supply is used to provide power for the sensors and gate drivers
in the system. The AC side of the platform is connected to a grid simulator, which is used to generate
the grid fault signal. The system operation waveforms during grid fault conditions are shown in
Figure 11, where the system state during single-line-to-ground condition and three-phase short-circuit
condition is shown in Figure 11a,b, respectively. Due to the symmetrical characteristic, only the SM
voltage of upper arm is given.
It can be seen that the circulating current through each phase-leg is well-suppressed when
the system operates in steady-state. During normal operation, the peak-to-peak SM voltage ripple
is 3.5 V, which is well constrained within the design limit. During the transient state of both grid
fault conditions, an obvious voltage over-shoot appears on each SM capacitor, which is caused by
the dynamic response of the control system [30]. In Figure 11a, the maximum SM voltage in three
phase-legs is 48.8 V, which is 1.5 V higher than the model-estimated value shown in Figure 9a.
For three-phase short circuit condition, the maximum SM voltage is close to the expectation, with only
a 1 V difference. These estimation errors are caused by the signal coupling within the MMC control
system. However, all SM voltage is limited under 40 V, which proves the effectiveness of the proposed
SM capacitor selection method.
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Figure 10. A photo of the down-scale MMC experimental platform.
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Figure 11. The experiment waveform of the MMC platform under different grid faults:
(a) single-line-to-ground condition and (b) three-phase short-circuit condition.
Appl. Sci. 2020, 10, 3550 15 of 17
7. Conclusions
A straightforward practical SM capacitor sizing method is proposed in this paper for MMC
systems. Compared with the existing solutions, the proposed method is more applicable for a
grid-connected MMC project, especially for cases requiring grid-fault-ride-through ability, such as static
synchronous compensator (STATCOM) and the MMC-based HVDC system. A reliable path is given to
select the capacitance, rated voltage, ESR, thermal resistance, and rated lifetime of the SM capacitor,
considering the system requirement during normal operation state and grid-fault-ride-through
conditions. Through analyzing the control loop, a quantitative estimation method of the maximum
voltage stresses was given, which provides an insight into the impact of different control schemes
on the SM capacitor design and improves the reliability of the MMC operating under grid fault
conditions. A down-scale MMC experimental platform is designed and assembled. By comparing
the experiment results with the design requirement, all design parameters are well achieved, which
proves the effectiveness of the proposed design method.
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